In this paper, we study the application of propositional decision procedures in hardware verification. In particular, we apply bounded model checking, as introduced in [l], to equivalence and invariant checking. We present several optimizations that reduce the size of generated propositional formulas. In many instances, our SAT-based approach can significantly outperform BDD-based approaches. We observe that SAT-based techniques are particularly efficient in detecting errors in both combinational and sequential designs.
Introduction
A complex hardware design can be error-prone and mistakes are costly. Formal verification techniques such as symbolic model checking are gaining wide industrial acceptance. Compared to traditional validation techniques based on simulation, they provide more extensive coverage and can detect subtle errors. Representing and manipulating boolean expressions is critical to many formal verification techniques. BDDs [3] have traditionally been used for this purpose. In this paper, we investigate an alternative approach based on propositional decision procedures.
Model checking [SI is an important technique for verifying sequential designs. In model checking, the specification of a design is expressed in temporal logic and the implementation is described as a finite state machine. Symbolic model checking uses boolean representation for the finite state machine. By replacing explicit state representation with boolean encoding, symbolic model checking [4, Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or dishibuted for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. DAC 99, New Orleans, Louisiana 01999 ACM 1-581 13-092-9/99/0006..$5.00 longer counterexamples by incrementing the bound k, and after a certain number of iterations, we may conclude that no counterexample exists and the specification holds. For example, to verify safety properties, the number of iterations is bounded by the diameter of the finite state machine. However, to determine the diameter automatically involves a decision procedure for quantified boolean expressions.
There are known tradeoffs between SAT procedures and BDDs. These tradeoffs are also reflected in SAT-based model checkers and BDD-based model checkers. In particular, BDDs are canonicalrepresentations. Once the BDDs are constructed, operations on two boolean expressions can be done very efficiently. On the other hand, by not using a canonical representation, SAT-based model checkers avoid the exponential space blowup of BDDs. They can detect a counterexample without searching through the entire state space. BDD-based approaches often require a good variable or7 dering. The ordering is either manually generated or by dynamic variable reordering which can be time consuming. In SAT-based model checkers, automatic splitting heuristics are often sufficient.
Invariant The paper is organized as follows. In the following section, we present the concept of bounded model checking with an example.
In section 3, we present a number of optimization techniques in generating propositional formulas. They help to reduce the complexity of the propositional formula generated by BMC. In section 4, we show some experimental results. We have tested BMC on a number of examples from symbolic model checking, invariant checking and equivalence checking. Finally, we conclude the paper with some directions for future work. 
Bounded model checking
We now briefly describe our techniques for bounded model checking. First, we give some background and notational conventions. Then we illustrate our approach with a simple example. More details can be found in [ l ] .
Background
The specification of a system is expressed in linear temporal logic (LTL). In this paper we only consider the eventuality operator 'F', and the globally operator 'G'. The techniques can also be applied to a more general class of operators [ l ] . To simplify our discussion, we consider only existential LTL formulas, i.e. formulas of type E f where E is the existential path quantifier and ,f is a temporal formula that contains no path quantifiers. Note that E is the dual of the universal path quantifier A. Finding a witness for Ef is equivalent to finding a counterexample for A-f .
The implementation of a system is described as a Kripke structure. A Kripke sfrucmre is a tuple M = (S, I, T , e) with a finite set of states S, the set of initial states I S, a transition relation between
states T E S x S, and the labeling of the states e:S + P(A) with atomic propositions A.
In symbolic model checking, we assume that S = {0,1}" and each state can be represented by a vector of state variables s = (s( l ) , . . . , s ( n ) ) where s ( i ) for i = 1,. . . , n are propositional variables. The labeling function can be omitted if every atomic propositions corresponds to a state variable.
An infinite sequence of states x = (so, SI,. . .) is a path iff (si, si+l) E T for all i E q. An LTL formula E f is true in a Kripke structure M ( M 1 E n iff there exists a path x in M with a + ,f and n(0) E 1. Model checking is concerned with the problem of determining the truth value of an LTL formula in a given Kripke structure, or equivalently, the problem of determining the existence of a witness for the LTL. formula. We now illustrate bounded model checking with a simple example.
Example
Let's consider a two-bit counter. The implementation of the counter is shown as a Kripke structure in Figure 1 . There are four states in the Kripke structure. Each state s is represented by two state variables s( 1) and s(O), denoting the value of the high bit and the low bit respectively. Initially, the value of the counter is (00). Thus the initial state predicate I(s) is defined as ls(1) A ls(0). The transition relation T(s,s') describes the increment of the counter at each step. We define inc(s,s') as (s'(0) e, ~s ( 0 ) ) A ( S I ( 1 ) e, (s(O)As(f))),and wedefineT(s,s') as i n c ( s , d ) V ( s ( l ) A -s ( 0 ) A s'( 1 ) A 1 s (0)). We deliberately add an erroneous transition from state (10) to itself.
Suppose we are interested in the fact that the counter should eventually reach state ( 1 1 ) . We can specify the property as AFq, In bounded model checking, we restrict our attention to paths of length k, that is, paths with k+ 1 states. We start with k = 0, and increment k until a witness is found. Let's consider the case where k equals 2. We name the k + 1 states as so, SI, s2. We now formulate a set of constraints on s0,sl and s2 in propositional logic. The constraints guarantee that a path consisting of so, SI, s2 is indeed a witness of EGp, or equivalently, a counterexample for AFq.
First, we constrain so, SI, s2 to be a valid path starting from the initial state. Unrolling the transition relation for 2 steps, we derive the propositional formula 1 M I 2 defined as I ( s g ) A T ( s o , s l ) A   T ( q , s 2 ) , where I and T are predicates for the initial state and the transition relation defined earlier.
Second, in order to be a witness for Gp, the path must contain a loop. Therefore there is a transition from s2 to the initial state so, s1 or itself. We define Additionally, property p must hold on every state of the path. We derive a corresponding propositional formula 1 G p l2 defined as
The combination of both constraints,
, is the result of the translation.
In this example, the resulting propositional formula is indeed satisfiable. The satisfying assignment corresponds to a counterexample that is a path from the initial state (00) over (01) to (10) followed by the self-loop at state ( 1 0 ) . If the erroneous transition from state (10) to itself is removed then the propositional formula becomes unsatisfiable.
This idea can be generalized to arbitrary LTL formulae. The details are described in [ l ] together with the following theorem.
Conversion to Clause Form
Many propositional decision procedures assume the input problem to be in conjunctive normal form, or equivalently clause form (CF).
In this section, we focus on techniques for converting arbitrary boolean formulas to CF. In particular, we investigate optimization techniques that reduce the number of variables and clauses in the CF generated.
Satisfiability test for propositional problems is NP-complete. All known propositional decision procedures are exponential in the worst case. However, they may use different heuristics in guiding their search and exhibit different complexity in subsets of the propositional problems. Precise characterization of the "hardness" of propositional problems is difficult and is likely to be dependent on specific propositional decision procedures used. Reducing the size 9f CF may not always reduce the complexity of the problem. Our optimization techniques are heuristics in nature as well. Experimental results show that these optimization techniques reduce the size of the CF as well as the time for satisfiability test.
A formula f i n CF is represented as a set of clauses, eachclause is a set of literals, and each literal is either a positive or negative propositional variable. In other words, a formula is a conjunction of clauses, and a clause is a disjunction of literals. ( v h o vR) ), with no more than 4 clauses, each of which contains no more than 3 literals. Note that C is not logically equivalent to the original formula f, but it preserves the satisfiability.
We represent a boolean formula f as a directed acyclic graph (DAG), i.e., common subterms o f f are shared. The DAG representation is important in practice. For example, the size of formula inc(a) is linear with a DAG representation, and is quadratic with a tree representation. In the procedure bod-to-CA), we preserve the sharing of subterms. Namely, for each subterm in .f. only one set of clauses is generated. The sharing is reflected in line 1 of bool-to-c$ For any boolean formula f , bod-to-cff,true) generates a clause set with O( 1.f1) variables and O( Ifl) clauses, where I.fl is the size of the DAG for f.
In Figure 2 , we assume that .f only involves binary operators. Unary operators, i.e. negation, can be handled similarly. We also extended the procedure to handle operators with multiple operands. In particular, we treat conjunction and disjunction as N-ary operators. For example, let us assume that vf represents the formula nF='=,ri. We can generate CF for v et &'=,ti as A as a binary operator, we need to introduce n -1 new variables for the subterms in Aboti. { {Tvf, to) { Y V f , t l } , . . . { l v f , i n } , {vfl ito, . . , l t n 0. ~f we treat
Experimental Results
We have implemented a model checker BMC based on bounded model checking. Its input language is a subset of the SMV language [IO] . It outputs a propositional formula. -0 different formats for the propositional formula are supported. The first format is the DlMACS format for satisfiability problems. The SAT0 tool [I61 is an efficient implementation of the Davis & Putnam Procedure [6] and it uses the DIMACS format. We also support the input format of the PROVER Tool [2 ] PROVER  sec MB  0  2  0  2  1  2  0  3  1  3  1  3   Table 1 : Counterexample for liveness in a buggy DME (sec = seconds, MB = Mega Bytes).
CMU with improvements including support for conjunctive partitioning. We refer to them as SMVl and SMV2 respectively.
Model Checking
In [l] we reported the results of applying bounded model checking to some academic examples. We showed that model checking safety properties for a sequential shift and add multiplier and finding short counterexamples for liveness properties of an asynchronous circuit could be done much faster with SAT than with BDD based methods. In particular, we studied the design of an asynchronous circuit for distributed mutual exclusion [9] . We introduced a bug by removing some fairness constraints. The buggy design violated the liveness property that a request for a resource will be eventually acknowledged, and there is a counterexample of length 2. We applied model checkers to find the counterexample. Table 1 shows the results of this experiment.
Invariant Checking
Safety properties can be verified by proving an inductive invariant that holds at the initial state, is preserved by the transition relation and implies the safety property [7] . These three conditions can all be formulated as propositional satisfiability problems and verified by a propositional decision procedure. Of course, being an inductive invariant is a sufficient but not necessary condition for a safety property. We implemented this approach in the tool BMC as follows. The user formulates the model as usual and specifies the invariant as a safety property (with AG). Then BMC generates two instances of a satisfiability problem. One formula for checking that the invariant is preserved by the transition relation and another formula for checking that the invariant holds initially. The third condition has to be formulated by the user.
As an example for this technique we verified that the equivalence between two different implementations of a queue of a particular length. This example is taken from [ 1 11 and it is known that no variable ordering exists such that the (R0)BDDs for the set of reachable states remain small. In the experiments of Table 2 an invariant that relates the contents of the two queues was manually consgcted. As discussed above, three conditions have to be verified for each particular length of the queues. We compared the results of SAT-based and BDD-based techniques.
Equivalence Checking
Recently, there has been a lot of progress in boolean equivalence checking [& 121 . State-of-the-art equivalence checkers can handle designs with more than 1 million gates. These tools utilize the correspondence between internal signals and partition large circuits into much smaller ones. If the two circuits to be compared have significantly different structures, equivalence checkers can perform MB sec MB  15 82 40 36 81  16 207 66 80 197  17 573 119 191 393  18 1857 223 422 754  19 5765 430 1101817  20 30809845 9136977  21  >lGB  >1GB  22   PROVER  sec MB  19 2  6  2  45  3  58 3  70  3  86 3  99  3  120 3   SATO  sec MB  102 10  411 6  1701 16  302 14  1551 20  1377 20  >40h   Table 2 : Comparison between queues (I = length of queues, MB = Mega Byte, sec = seconds). Table 3 : Equivalence checking using SAT procedures (sec = seconds).
poorly even on much smaller designs. Most equivalence checkers are BDD-based. We have investigated how propositional decision procedures (SAT procedures) can be used instead of BDDs for equivalence checking. We use BMC to convert the equivalence checking problem to a propositional satisfiability problem. The output of BMC is a formula in CF which is fed into SATO. In Table 3 , we list some industrial circuits that cannot be processed by some state-of-the-art equivalence checkers within 24 hours.
In Industry1 and Industry2, the logic of one circuit has been considerably optimized and the other is unoptimized. For both examples, we applied logic optimization using SIS [ 141 on the circuits before submitting them for equivalence checking. This extra step of logic optimization greatly speeds up our verification. Without it, Industryl takes 8246 seconds and Industry2 takes more than 1 day. The use of logic transformation to speed up SAT procedures seems promising for future research. In Industry3, some outputs of the two circuits are not equivalent. However, only a small fraction of the input patterns can differentiate the two circuits (220 out of 296). There is little hope that random simulation can identify the non-equality. SATO was able to identify counterexamples in a few seconds for every non-equivalent output! This example supports our belief that SAT-based approaches can detect errors efficiently.
Conclusion
Our results demonstrate the potential of SAT-based techniques in various domains of hardware Verification. We believe that SATbased approaches complement the existing BDD-based approaches well. There are some promising directions of future research. Optimization techniques in generating propositional formulas need to be further investigated. Previous work from other fields such as artificial intelligence may be relevant as well. Also, heuristics of SAT procedure need to be studied for the domain of hardware verification. For instance, in BDDs, interleaving the bits often provides a good variable ordering. Similar techniques may work well as splitting heuristics for SAT procedures.
